‎S. Sapatnekar profile picture

‎S. Sapatnekar

Is this your author profile? Create an account to customize it!

Stand Alone

Layout Optimization in VLSI Design
Layout Optimization in VLSI Design
Design Automation for Timing-Driven Layout Synthesis