Elżbieta Kawecka profile picture

Elżbieta Kawecka

Is this your author profile? Create an account to claim and customize it!

Stand Alone

Logic Synthesis for VLSI-Based Combined Finite State Machines Synthesis Targeting ASICs, CPLDs and FPGAs
Logic Synthesis for VLSI-Based Combined Finite State Machines Synthesis Targeting ASICs, CPLDs and FPGAs