J.W. Hines profile picture

J.W. Hines

Is this your author profile? Create an account to claim and customize it!

Stand Alone

Quick-turnaround ASIC design in VHDL: core-based behavioral synthesis
Quick-Turnaround ASIC Design in VHDL: Core-Based Behavioral Synthesis (The International Series in Engineering and Computer Science)
Quick-Turnaround ASIC Design in VHDL Core-Based Behavioral Synthesis
Quick-Turnaround ASIC Design in VHDL Core-Based Behavioral Synthesis