Jorge Juan Chico profile picture

Jorge Juan Chico

Is this your author profile? Create an account to claim and customize it!

Stand Alone

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 13th International Workshop, PATMOS 2003, Torino, Italy, September 10-12, 2003, Proceedings
Logic-Timing Simulation and the Degradation Delay Model