A Built-in Testable Architecture And Design Method For On-chip Error Correction Circuits Of Embedded Memories In Vlsi/asic Systems by Cui, Lianfa | Menrva Books
A Built-in Testable Architecture And Design Method For On-chip Error Correction Circuits Of Embedded Memories In Vlsi/asic Systems